Analysis of Thermal Vias in High Density Interconnect Technology

S. Lee¹, T.F. Lenczyk², and M.M. Yovanovich³
Microelectronics Heat Transfer Laboratory
Department of Mechanical Engineering
University of Waterloo
Waterloo, Ontario, Canada

Abstract

An analytical approach is presented for the thermal modeling of via networks used in removing heat from chips in high density multichip module designs. The routing density available to the electrical design engineer is directly affected by the presence of thermal vias. Achieving a balance between optimum thermal performance and electrical design flexibility is therefore of considerable importance.

The thermal resistances of the components making up a typical via network cell are accurately determined by the closed form expressions. The complete thermal resistance between the die and substrate can be henceforth determined by constructing the unit cells in a combination of series and parallel paths, allowing for the thermal spreading effect through the via network, and the epoxy and planarizing layer thermal resistances. Computed predictions are compared with numerical and experimental results, and good agreement was achieved using an accurate yet simple methodology.

External enhancement techniques can indeed provide tremendous reduction of temperatures, and this is largely controlled by whether the system is operating under natural convection or forced convection conditions, liquid or air ambient media, and the density of the circuit boards containing the packages (i.e., heat sources) in the system. Heat sinks provide for optimal surface area enhancement, but there is a limit to their effectiveness since the package heat flow path may not be directly in line with the attachment location [2].

Internal enhancement aims at either cooling the chip locally or decreasing the package resistance. In microchannels, removal is redirected to another ambient condition. By decreasing the package resistance, that is, the junction-to-case or junction-to-board thermal resistances, the heat flow increases to the existing package surfaces, hence decreasing the die temperature. Using alternative package material with higher thermal conductivity, heat flow can be enhanced to the external surfaces. However, there exists a practical tradeoff with electrical interference and thermal conduction.

Recently, die interconnect technology has been examined whereby a percentage of electrical interconnect network (vias) are used for thermal transmission purposes [3,4]. This provides for enhanced direct heat removal from a die to a lower substrate zone which is closer, or at, the external surface or heat sink attachment interface. Recent multichip technology [3] has been incorporating these thermal vias networks.

In this study, closed-form analyses are carried out on staggered type thermal via networks, typically of copper-polyamide construction. The via networks are located beneath the die on spaced, island-array pattern. The space between these islands makes up the typical zone that is available for electrical routing interconnections. Thermal resistances are evaluated for islands of thermal vias and the results are compared to recently published data obtained for a typical thermal test substrate with staggered via networks [3,4].

In addition to a detailed description of the development of the present model, comparisons of the predictions with experimental results are presented. Also, studies are carried out comparing the effectiveness of using various thermal enhancement options, such as thermal vias, thermal wells, and partial thermal wells (see Fig. 1). The effects of percentage routing densities, planarizing layer, and effective thermal conductivities are examined as well.
Thermal Modeling

Via Networks

Figure 2 depicts the typical configuration of a 5-layer High Density Interconnect (HDI). It consists of 5 conductive layers alternately staggered with 5 polyamide dielectric layers. In this study, conductive and polyamide layers are 5μm thick and a typical 5-layer HDI, shown in the figure is therefore 50μm thick from the top metal plane to the top of the substrate. The top conductive layer, on which the die is attached using epoxy, is called the die attach pad and, in this study, is made of gold. The remaining conductive layers are made of copper. The bottom polyamide layer is called the planarizing layer and may be eliminated if the bottom conductive layer, the ground plane, contains no electrical signal lines.

In enhancing the thermal performance of HDI layers, the top of polyamide layer beneath the die may be removed, forming a partial thermal well in the HDI layers without affecting the area available for electrical routings. Another option is to form a thermal well by removing the entire HDI layers under the die and attach the die directly to the substrate. This arrangement eliminates the thermal resistance due to the HDI layers but also eliminates the possibility of electrical routings beneath the die. Yet another, compromising option is to place a thermal via network beneath the die on spaced array patterns named via islands, as shown in Fig. 3. The figure also shows the position of a via island array with respect to the die and die attach pad locations. The channels formed between islands make up the typical zone available for routing interconnections. Each of the 4 polyamide dielectric layers between the die attach pad and the ground plane contains an array of via inter-connecting two adjacent conductive layers to enhance the heat dissipation from the die to a heat sink located below the substrate. The vias are made of copper, and various shapes and different sizes of vias can be embedded within the layers.

The resulting arrangement, consisting of the die attach pad, sets of via layers and copper layers embedded under the die, is called the via network. The copper layers within the via network is called the via pads. The typical via layout within a via layer is shown in Fig. 4, and a superposition of all the vias in a 4-layer via network is shown in Fig. 5. The vias are staggered from one layer to the next and there are no vertical overlaps of vias through the layers.

As the size of via islands in a via network increases, the heat removed from a die to a heat sink increases whereas the available electrical routing spaces decreases. An optimal combination between routing density available for the electrical signal lines and
In order for electrical and thermal designers to determine the optimum routing densities in applications, the heat removal capability of an HDI must be known in estimating the total thermal resistance of the system hence in predicting the operating temperature of the die. It is important, therefore, to have a thermal model that can estimate the effective thermal resistances of a via network and an HDI assembly.

Owing to their high thermal conductivities, it is assumed in the present study that the top surface of the gold die attach pad \((k = 310 \text{ W/mK})\) and the bottom surface of the ground plane \((k = 388 \text{ W/mK})\) are isothermal. Since this assumption pertains only to the estimation of the effective thermal resistance and, therefore, the effective thermal conductivity of a via network within a system, the differences introduced in the final prediction of the total system resistance and the die operating temperature due to this assumption is not significant. Since the thermal conductivity of polyamide \((k = 0.19 \text{ W/mK})\) is 3 orders of magnitude smaller than that of copper, the conduction heat transfer through polyamide within the via network is ignored. However, the analysis accounts for heat dissipation through polyamide channels between via islands by allowing heat to dissipate in parallel paths with heat flow through via islands.

The unit structure of a via network is identified which contains 4 vias in all in its diamond shaped cell, as shown in Fig. 5. Except for the edges of via islands, the entire via structure can be constructed by repeating the unit structure in all four directions. By following the heat paths, it is also identified that there are only three basic geometries that need to be considered in estimating the effective thermal resistance associated with the via network.

For example, the unit structure associated with conduction heat transfer through the die attach pad into a via, or from a via into the 4th via pad can be seen as a hexagonal cell centered at the via, as shown in Fig. 6. This is modeled approximately as a circular disk with an iso-flux heat sink/source over the ring area where the via was attached. This is an axi-symmetric, radial fin problem with one surface being heated/coolied by an isothermal heat source/sink. The distances from the heat source to the outer edges of the original hexagonal structure are large as compared to the source size, and the resulting thermal resistance of the problem would be insensitive to the actual shape of the outer edges. The outer radius of the disk is determined as such that the surface area is maintained identical to the original problem. Due to the symmetry of the problem, the outer edge surface of the disk is adiabatic.

Vias are modeled as a tube having inner and outer radii \(a\) and \(b\), respectively, and length \(l\). The thermal resistance of vias is computed based on a simple one-dimensional heat conduction analysis.

In analyzing for the intermediate via pads, it can be seen that heat entering into the via pad from a via is conducted through the pad and leaves the pad into four adjacent vias in the next via layer. Each via receives heat that was shared by four vias in the preceding via layer and carries heat that is to be transmitted by four vias in the succeeding via layer. As can be seen from Fig. 7, the unit structure for the via pads is a rectangular area centered at the via. By applying the similar analogy as before, the thermal resistance of this unit can be approximately determined by computing the resistance of a circular disk shown...
in the figure. The disk has a uniform flux ring source/sink on one surface at the center and the iso-thermal edge surface. The remaining surfaces are assumed adiabatic. Again, the outer radius is defined such that the area of the disk is identical to the area of the rectangular unit cell.

The above problems are analytically solved and the thermal resistances of each case can be computed from the following closed form expressions:

\[ R_u = \frac{1}{k \pi \alpha} \left[ t' + \frac{4}{\sigma^2} \sum_{n=1}^{\infty} \frac{\tanh(\delta_n t^*) \left[ \delta_n^* J_0(\delta_n b^*) - \alpha^* J_1(\delta_n a^*) \right]^2}{J_1(\delta_n)} \right] \]  

(1)

\[ R_v = \frac{t'}{k \pi \alpha} \]  

(2)

\[ R_s = \frac{4}{k \pi \sigma^2} \sum_{n=1}^{\infty} \frac{1}{\lambda_n^2 \tanh(\lambda_n t^*)} \frac{\left[ \delta_n^* J_0(\delta_n b^*) - \alpha^* J_1(\delta_n a^*) \right]^2}{J_1(\lambda_n)} \]  

(3)

where

\[ \alpha = b^2 - a^2 \]  

(4)

\[ R_u \] and \[ R_v \] account for the thermal resistances of the die attach pad and the via pads as described in Figs. 6 and 7, respectively, and \[ R_s \] represents the one-dimensional thermal resistance of a through via. The parameters with the superscript * in Equations (1-3) denote dimensionless quantities that are non-dimensionalized by using length scales \( c_1, c \) and \( c_2 \), respectively. Note that \( c \) in Equation (2) is an arbitrary length scale. \( J_0 \) and \( J_1 \) are the Bessel functions of the first kind of order 0 and 1, respectively, and \( \delta_n, \lambda_n \) are the roots of the Bessel functions:

\[ J_0(\delta_n) = 0 \]  

(5)

\[ J_1(\lambda_n) = 0 \]  

(6)

which satisfy the respective boundary conditions.

By combining the above thermal resistances in a combination of series and parallel paths, the overall thermal resistance of a via island containing \( N \) number of vias in total from the top of the die attach pad to the bottom of the ground plane with a 4-layer via can be obtained as:

\[ R_t = \frac{4}{N} \left( R_{ud} + 6R_v + 4R_u + R_{uc} \right) \]  

(7)

where \( R_{ud} \) and \( R_{uc} \) are the thermal resistances of the die attach pad and the ground plane (see Fig. 2), respectively. This can then be combined with the thermal resistance of dielectric routing channels in parallel paths. The effective thermal conductivity of a via network can be determined based on the combined thermal resistance.
Package Modeling

From Figs. 1 and 2, it can be seen that the thermal resistance of the via network forms an integral part of the overall package analysis to predict junction temperature rise. The substrate and remaining package characteristics, however, need also be considered in order to adequately address the thermal performance evaluation of the package. Also, the modeling of multi-chip packages (MCPs) requires the arbitrary specification of die locations.

The complete thermal resistance between the die and substrate can be determined by using the effective thermal conductivity of the via network in a series path with the other layers, allowing for the thermal spreading effect through the via network, the epoxy, the planarizing layer and the layer of thermal grease.

Inclusion of a die resistance into an overall package modeller was recently addressed in [6]. By effectively modeling the die resistance separately, inherently including spreading resistance within the via network, tremendous savings in computational effort can be gained when combined with an overall package modeller. A typical microelectronic package configuration is shown in Figure 8, showing how multiple die heat sources may be found in a standard MCP. As shown, the chips are modelled as heat sources, and the heat leaving the chip surface may follow two possible flow paths as depicted by Fig. 8 (inset). A microelectronic package thermal analyzer as outlined in [6], and incorporated within a PCB analyzer [7], needs to have the capability of including a die interference resistance at the heat source locations. The theoretical procedure for this will now be briefly described. A die contact conductance can be defined in terms of \( R_{die} \), by

\[
h_{die} = \frac{1}{A_{die} R_{die}}
\]

and with this, a heat flux balance at a die-substrate interface can be written into the compact computational form:

\[
\frac{L_d}{\theta s} \frac{dT_s}{\partial t} + B_i \cdot f_{die} (T_s - T_{cap}) = \frac{q_d L_d}{k_s} f_{die}
\]

where \( f_{die} \) is defined as

\[
f_{die} = (1 + h_{cap}/h_{die})^{-1}
\]

and \( B_i \) denotes the cavity Biot number:

\[
B_i = \frac{h_{cap} L_d}{k_s}
\]

The length \( L_d \) is a package length as indicated by Fig. 8.

We see that this readily satisfies limiting cases of die resistance. If there was no die resistance between the die and substrate, then

\[
R_{die} \rightarrow 0, h_{die} \rightarrow \infty, f_{die} \rightarrow 1.
\]

If the die resistance becomes large, then we must obtain

\[
R_{die} \rightarrow \infty, h_{die} \rightarrow 0, f_{die} \rightarrow 0
\]

and thus from Eqn. (9) we would find

\[
\frac{\partial T_s}{\partial t} = 0
\]

at the die interface.

This latter condition implies that heat would then flow entirely away from the die into the cavity (ceramic example) and into the package cap layer surface.

The boundary condition specified by Eqn. (9) satisfies the die interface resistance condition, provides for heat loss through \( B_i \) to a cavity cap surface, and admits the specified die heat flux. Further details are noted in [6], and we suffice to say that with Eqn. (9), a package modeller can adequately address the inclusion of die interface resistance.

Results and Comparisons

The particular MCP which this study will concern was the same MCP that was recently studied in [3,4]. Since only a single chip was powered up for any given experimental run, the analysis made was essentially as for an SCP, using a total substrate surface area three times the chip (0.2" x 0.2") surface area. The experimental MCP did not have a package cap and cavity arrangement as shown by Fig. 8: the die plane surface was exposed to still air ambient conditions.

The results consist of two parts, namely the reporting of via thermal resistance, and the total thermal resistance of the chip on the MCP system. The latter is the only one which has been
experimentally measured [3,4], the former having been obtained using numerical procedures. Specific details pertaining to the via network are given in Tables 1 and 2.

**Via Networks**

The models developed for the via network analysis are verified by comparison with numerically reported estimates of the via thermal resistance [3] in Fig. 9. Since these are purely numerical predictions obtained by using a finite element method, the results shown reflect a thermal conductivity of polyamide, \( k_{pol} = 0.45 \text{ W/mK} \), which was used in [3], rather than the value (0.19) shown in Table 1. It is important to note that the values shown in Fig. 9 are specific thermal resistances (\( R_{th} \times A_{dia} \)) of the via network. This means that the plotted results are applicable to various die sizes; values obtained from the plot need to be divided by a die surface area to obtain the actual thermal resistance.

The agreement between reported estimates [3] and the predictions obtained from this study is very good. The unit via cell analysis outlined earlier, and summarized by Eqs. (1-6), thereby provides a highly accurate and quick estimate of the complex via network. The solutions were determined quite easily and quickly (< 20 sec) using an IBM PC-AT.

**Package Modeling**

Thermal resistance measurements were obtained [3,4] from various chips mounted on an MCP. Using 0.2" x 0.2" chips, thermal resistances \( R_{th} = \left( T - T_{amb} \right) / Q_{g} \) are shown in Fig. 10 for various routing densities and thermal enhancement options. The system was analyzed using an efficient package modeller [6] which allowed for inclusion of a die and via thermal resistances as discussed earlier. The agreement was found to be good except for the 40% and 75% routing cases. The analytical predictions for these cases however, are consistent with the changes in via thermal resistance. From 20% to 40% routing density, the computed via network resistance changed from \( R_{th} \approx 0.196 ^\circ C/W \) to \( R_{th} \approx 0.342 ^\circ C/W \), yet the measured change in total system thermal resistance went from \( R_{th} \approx 2.72 ^\circ C/W \) to \( R_{th} \approx 3.6 ^\circ C/W \). It is anticipated that this slight discrepancy may be adjusted upon further examination of experimental setup and data.

**Conclusions**

A detailed description of an analytically developed, thermal via model has been presented. The model makes use of closed-form expressions for thermal resistances which may be easily implemented into any particular chip-attachment thermal resistance analysis of a microelectronic package.

Results show very good agreement with recently reported numerical and experimental data for a complete range of routing density. Further general studies are recommended to pursue the effectiveness of die attachment and planarizing layers, as well as the procurement of proper effective thermal conductivities.

---

**Table 1: Dimensions and Thermal Conductivities [3,4]**

<table>
<thead>
<tr>
<th>Item</th>
<th>Dimensions (µm)</th>
<th>( k ) (W/mK)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Die</td>
<td>5080 x 5080 x 25</td>
<td>150</td>
</tr>
<tr>
<td>Thermal Epoxy</td>
<td>5 (thickness)</td>
<td>3.8</td>
</tr>
<tr>
<td>Die Attach Pad</td>
<td>6350 x 6350 x 5</td>
<td>310</td>
</tr>
<tr>
<td>Planarizing Layer</td>
<td>5 (thickness)</td>
<td>0.19</td>
</tr>
<tr>
<td>BDI Dielectric, Polyamide Layers</td>
<td>5 (thickness)</td>
<td>0.19</td>
</tr>
<tr>
<td>BDI Conductive Layers, Via Pads</td>
<td>5 (thickness)</td>
<td>386</td>
</tr>
<tr>
<td>Vias</td>
<td>38 O.D. x 24 I.D. x 5</td>
<td>386</td>
</tr>
<tr>
<td>Ceramic substrate</td>
<td>1016 (thickness)</td>
<td>30</td>
</tr>
<tr>
<td>Grease Layer</td>
<td>25 (thickness)</td>
<td>0.8</td>
</tr>
</tbody>
</table>

**Table 2: Routing Availability and Dimensions of Via Islands**

<table>
<thead>
<tr>
<th>Routing (%)</th>
<th>S (mm)</th>
<th>R (mm)</th>
<th>Q (mm)</th>
<th>No. of Vias per Island</th>
<th>No. of Islands</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>5.900</td>
<td>0.225</td>
<td>--</td>
<td>3973</td>
<td>1</td>
</tr>
<tr>
<td>20</td>
<td>1.683</td>
<td>0.520</td>
<td>0.120</td>
<td>314</td>
<td>9</td>
</tr>
<tr>
<td>40</td>
<td>1.233</td>
<td>1.063</td>
<td>0.260</td>
<td>188</td>
<td>9</td>
</tr>
<tr>
<td>75</td>
<td>0.506</td>
<td>1.950</td>
<td>0.470</td>
<td>25</td>
<td>9</td>
</tr>
<tr>
<td>100</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
</tbody>
</table>

**Figure 9:** Comparison of Specific Thermal Resistances For Via Networks with No Planarizing Layer

**Figure 10:** Comparison of Package Thermal Resistances With Various Thermal Enhancement Options

---

60

Eighth IEEE SEMI-THERM™ Symposium
Acknowledgments

The authors would like to acknowledge the support from the Natural Sciences and Engineering Research Council of Canada under Operating Grant No. 661-062/88, and also from Bell-Northern Research, Kanata, Ontario. The assistance of Ms. Bonnie Mack (BNR), and J.R. Culham at the University of Waterloo is also appreciated.

References


ref - A Standard Thermal Optimization Factor for Microelectronic Packages, to be presented at the 8th Annual IEEE Semiconductor Temperature and Thermal Management Symposium (SEMI-THERM VIII), Feb. 3-5, Austin, Texas, 1992; to be submitted to the ASME Journal of Electronic Packaging.


